

Specification, Verification and Optimization of Real-Time Distributed Embedded Systems

Algorithm Architecture Adequation Methodology

Yves SOREL

Yves.Sorel@inria.fr

<http://www.syndex.org>

INRIA

French National Institute for Research in Computer Science and Control
<http://www.inria.fr>

- **Since 1968**
- **3000 People**
- **5 centers**
- **Budget: 90 MEuro**
- **20 Startup Companies**
- **Research**
- **Knowledge Transfer**
- **Training**
- **W3C**
- **International collab.**

4 Research Themes

- 1. Network and System**
- 2. Software Engineering and Symbolic Computation**
- 3. Human-Computer interaction, Image Processing, Robotics, Data and Knowledge Management**
- 4. Simulation and Optimisation of Complex Systems**

INRIA Context

- **Network and System (Theme 1C)**
- **Modeling Analysis Optimization of Distributed Real-Time Embedded Systems (AOSTE Team)**
- **Algorithm-Architecture Adequation Methodology (SynDEEx software) for Optimized Rapid Prototyping and Implementation of Distributed Real-Time Embedded applications**

Applications

Automobile (AEE, EAST, ECLIPSE)

Mobile Robotic (CyCab)

Signal Processing: Software radio (Mitsubishi ITE)

Telecommunication: SoC UMTS (PROMPT)

**Image Processing: Automatic Guidance (MBDA),
MPEG4 (INSA)**

...

Goals

- **Safe Design**
- **Rapid Prototyping**
- **Optimization**
- **Automatic Code Generation**
- ***Reduced Development Cycle***

Characteristics

- **Algorithms:** Automatic Control, Signal & Image Processing
- **Reactive:** *Stimulus event - Operations – Reaction event*
- **Real-Time:** Constraints:
Latency = bounded Reaction Time
Cadence = bounded Input Rate
- **Distributed:** Power, Modularity, Wires minimization
 - **Heterogeneous Multicomponent Architecture**
 - Network of Processors and Specific Integrated Circuits
 - Specific Integrated Circuits = ASIC, ASIP, FPGA, IP
- **Embedded:** Resources minimization

Algorithm Architecture Adequation Method.

- **Global approach** based on the Synchronous Languages Semantics and the hardware RTL models
- **Unified Model:** Directed graphs
 - Algorithm: Operation / Data-Conditioning Dependence
 - Architecture: FSM / Connection
 - Implementation: Graphs Transformations
- **Adequation:** Optimized Implementation (best matching)
- **Macro-Generation:**
 - Real-Time Executives for Multicomponent
 - Structural VHDL for Integrated Circuit Synthesis

Static versus Dynamic Approaches

AAA Methodology

Static → Dynamic

(as much as possible) (when unavoidable)

Classic Design

Dynamic → Static

Static : distrib./sched. off-line without preemption

Dynamic : distrib./ sched. in-line or off-line with preemption

Advantages { Static : deterministic, low over-head
 Dynamic : data dependent durations

Drawbacks { Static : not always possible, knowledge of
 environment necessary
 Dynamic : high over-head, soft real-time

Algorithm Specification: Directed Hyper-Graph

Vertex: Conditioned Operation: inputs-computations-outputs

Directed Hyper-Edge: Dependence (Diffusion):
Data with or without Precedence, Precedence only, or
Conditioning (Exec or not)

=> *Partial Order = Potential Parallelism*


Infinite Repetition of sub-graph: Reactive Infinite Loop

Finite Repetition of sub-graph: Finite Loop

→ **Factorized Conditioned Data-Dependence Graph**


May be obtained from compilers of: Synchronous Languages, AIL, Scicos, AVS, CamlFlow,...

Algorithm example: Adaptative Equalizer



3 coefficients digital filter: finite repetition of 3




$$Y_n = \sum(h_i * X_{n-i}) \text{ for } i=0 \text{ to } 2$$




Fork : $H(h_0, h_1, h_2)$ et $X(x_n, x_{n-1}, x_{n-2})$

Join : $Y(y_n, y_{n-1}, y_{n-2})$

Conditioned Algorithm: Modulo 3 Counter




Finite State Machine with AAA/SynDEx (1/2)




Go





Stop



Finite State Machine with AAA/SynDEx (2/2)



Multi-period



Adequation multi_rythme onto archi

opr1	opr2	time	synchro	tcp
in	in1			
f10ms		clock0_10		
out	in			
	out			
f10ms		clock10_20		
out				

D(in)=D(out)=1
D(f10ms)=9
D(f20ms)=12

Algorithm Verification

- **Synchronous Languages**

- Esterel, Lustre, Signal, SyncCharts ...
- Modular Specification
- No Hardware constraint, independent from Physical Time => Logical Time, events ordering
- Reaction ***simultaneous*** with Stimulus
- Verifications:
 - Dependence Cycle ***only with*** Delay
 - Reactions order ***consistent*** with Stimuli order
 - Logical Temporal Properties: ex. event always occurs


Architecture Specification: Directed Graph (1)

- **Vertice (FSM sequential machine)**
 - Operator: executes sequentially operations
 - Communicator: executes sequentially communications
 - Memory with or without Arbiter
 - Random Access (RAM): non synchronized comm.
 - Stores Program and Data, Shared memory Comm.
 - Sequential Access (SAM): synchronized comm., R/W order
 - Stores Data
 - Message passing Comm., Point-to-point, multi-point with or without hardware diffusion
 - Bus/mux/demux with ou without arbiter
 - Bus/mux/demux: selects a memory among several
 - Bus/mux/demux/arbiter: arbitrates shared memory

Architecture Specification: Directed Graph (2)

- **Directed Edge**
 - Connection between two vertices: models data transfers
 - Connections must follow a set of rules:
 - Operators must not be connected together
 - Communicators must not be connected together
 - Memories must not be connected together
 - Bus/mux/demux may be connected together
 - ...
- **Macro-RTL Model:** operation, macro-register

Architecture Example



Multicomponent Implementation (1)

The set of all possible implementations is described as the composition of three binary relations:

$$(\text{Gal}, \text{Gar}) \xrightarrow{\text{rout o distrib o sched}} (\text{Gal}', \text{Gar}')$$

Routing: creation of all the inter-operator routes

Distribution: *spatial allocation*

- Partitioning and allocation: operations onto operator
- Partitioning of inter-partition edges according to routes
- Creation and allocation:
 - Communication vertices **onto** communicators of the route
 - Allocation vertices **onto** memories
 - Identity vertices **onto** bus/mux/demux/ with or without arbiter

Multicomponent Implementation (2)


- **Scheduling:** *temporal allocation*

- Partial Order → Total Order for:
 - Each partition of operations allocated onto an operator
 - Each partition of communication operations allocated onto a communicator


Routing, Distribution and Scheduling lead to a Partial Order consistent with the initial Partial Order of the Algorithm Graph

Graph transformation: External Composition Law
Implementation graph $\text{Gal}' = \text{Gal}^* \text{Gar}$

Implementation example: Point to Point SAM



Implementation example: Multipoint SAM




Optimization Principles

- **Operations/Operators Characterization**
 - Measures: duration, memory, comp./comm. interferences
- **Choice of one implementation among all**
 - Satisfying Real-Time (latency=cadence) and Distribution Constraints
 - Minimizing resources
- **Distribution/Scheduling:** Off-Line, with or without preemption
- **NP-hard problems:** Heuristics
 - Fast: Greedy: list-scheduling, etc for Rapid Prototyping
 - Slow: Neighboring: Tabou, Simulated Annealing, etc

Optimization Example

Latency=Cadence, Off-Line without preemption



- Earliest start from start date:

$$S(o_i) = \max_{\forall x_j \in \text{pred}(o)} E(x_j) \text{ (ou } 0 \text{ si } \text{pred}(o_i) = \emptyset \text{)}$$

- Earliest end from start date:

$$E(o_i) = S(o_i) + \Delta(o_i)$$

- Latest end from end date:

$$\bar{E}(o_i) = \max_{\forall x_j \in \text{succ}(o)} \bar{S}(x_j) \text{ (ou } 0 \text{ si } \text{succ}(o_i) = \emptyset \text{)}$$

- Latest start from end date:

$$\bar{S}(o_i) = \bar{E}(o_i) + \Delta(o_i)$$

- Scheduling Flexibility:

$$F(o_i) = R - S(o_i) - \bar{S}(o_i)$$

- Scheduling Penalty:

$$P(o_i) = R - R'$$

- Scheduling Pressure:

$$\sigma(o_i) = P(o_i) - F(o_i)$$

List-Scheduling Greedy Heuristic

- Initialize the list of candidates with operations without predecessor:

$$\text{Cand} = \{o_i / \text{pred}(o_i) = \emptyset\}$$

- While the list is not empty:

- ① For each operation o_i of the list search the best operator (taking into account communications costs),

$$opr_{oi} = \min_{\forall p_i \in \text{Proc}} \sigma(o_i, p_i)$$

- ② Select from the list the most urgent operation to schedule,

$$O_{\text{urgent}} = \max_{\forall o_i \in \text{Cand}} \sigma(o_i, opr_{oi})$$

- ③ Remove the operation from the list and add all its successors, which are now schedulable,

$$\text{Cand} = \text{Cand} - O_{\text{urgent}} + \text{Succ_ordo}(o_{\text{urgent}})$$


Real-time Executives Generation

- **Without Deadlock, very low Overhead**
- **Processor independent Macro-Code (m4)**
 - Extensible, easily portable (C ... asm)
- **Executive Kernel: Processor dependent Macros Definitions for:**
 - Microcontrollers: MPC555, MC68332, 80C196
 - DSP: Sharc, TMS320C40
 - Microprocessors: i80x86, PPC G4, C/Unix
 - Communication Media: links, CAN, RS232, TCP/IP



Graphs Transformations

- **Optimized Implementation Graph *in* Execution Graph by adding *system vertices* :**
 - Extraction of the infinitely repeated sub-graph
 - Explicit repetition by adding *loop/endloop vertices*
 - Adding *init./finalisation vertices* for inputs and outputs
 - calc/com synchronization by adding *Pre/Suc vertices* using semaphores
- **Execution Graph *in* macro-code**
- **Macro-code *in* source program:**
macro-processor (m4) + executive libraries (macros definitions)


Execution Graph: explicit repetition



Execution Graph: synchronizations




Macro-code Generation




```
processor_( opr1, .)
semaphores_(s_empty...)
alloc_(type_in/calc...)
thread_(comrla)
pre0(s_empty)
loop_
  sucF(s_full)
  send(in/calc)
  preE(s_empty)
endloop_
endthread_
main_
  in_ini()
  spawn_thread(comrlra)
loop_
  sucE(s_empty)
  in(in/calc)
  preF(s_full)
endloop_
  in_end()
endmain_
endprocessor_
```

Macro-code Compilation

```
processor_( opr1, .)
semaphores_(s_empty...)
alloc_(type_in/calc...)
thread_(comr1a)
pre0(s_empty)
loop_
  sucF(s_full)
  send(in/calc)
  preE(s_empty)
endloop_
endthread_
main_
  in_ini()
spawn_thread(com1ra)
loop_
  sucE(s_empty)
  in(in/calc)
  preF(s_full)
endloop_
in_end_()
endmain_
endprocessor_
```




Distributed Real-Time Executive Generation: simple application



Executive Generation : Synchro calc/com

- Buffer
- Intra-repetition Synchro
- Inter-repetition Synchro



Executive Generation: Code

```

include(syndex.m4x)dnl
processor_(555,root, ABCD,
SynDEX v5.1c (c)INRIA 2000,
Thu Mar 16 14:07:12 2000
)
semaphores_(
B_d_empty_can, B_d_full_can,
A_c_empty_can, A_c_full_can,
)
alloc_(int,A_b)
alloc_(int,A_c)
alloc_(int,B_d)

main_
spawn_thread_(can)
sensor()
loop_
  Suc0_(A_c_empty_can)
  sensor(A_b, A_c)
  Pre1_(A_c_full_can)
  Suc0_(B_d_empty_can)
  compute(A_b, B_d)
  Pre1_(B_d_full_can)
endloop_
sensor()
wait_endthread_(can)
endmain_

endprocessor_

```

```

thread_(CAN,can, root, p)
loadDnto_(, p)
Pre0_(A_c_empty_can)
Pre0_(B_d_empty_can)
loop_
  Suc1_(A_c_full_can)
  send_(A_c, 555,root,p)
  Pre0_(A_c_empty_can)
  Suc1_(B_d_full_can)
  send_(B_d, 555,root,p)
  Pre0_(B_d_empty_can)
endloop_
endthread_

```

```


include(syndex.m4x)dnl
processor_(555,p, ABCD,
SynDEX v5.1c (c)INRIA 2000,
Thu Mar 16 14:07:11 2000
)
semaphores_(
B_d_empty_can, B_d_full_can,
A_c_empty_can, A_c_full_can,
)
alloc_(int,B_d)
alloc_(int,A_c)
alloc_(int,C_d)

main_
spawn_thread_(can)
Pre1_(A_c_empty_can)
actuator()
Pre1_(B_d_empty_can)
loop_
  Suc0_(A_c_full_can)
  compute(A_c, C_d)
  Pre1_(A_c_empty_can)
  Suc0_(B_d_full_can)
  actuator(B_d, C_d)
  Pre1_(B_d_empty_can)
endloop_
actuator()
wait_endthread_(can)
endmain_

endprocessor_

```


Executive Generation: Synchro. comm.



S : Send

R : Receive

N : Sync



Executive Generation: Code

```
include(syndex,m4x)dm1
processor_(555,root, ABCD,
    SyndEx v5.1c <e>INRIA 2000, Thu Apr 19
)
```

```
semaphores_(
    B_d_empty_can, B_d_full_can,
    A_c_empty_can, A_c_full_can,
)
alloc_(int,A_b)
alloc_(int,A_c)
alloc_(int,B_d)
```

```
thread_(CAN,can, root, p, p1)
loadInto_(, p, p1)
Pre0_(A_c_empty_can)
Pre0_(B_d_empty_can)
loop_
Suc1_(A_c_full_can)
send_(A_c, 555,root,p)
Pre0_(A_c_empty_can)
Suc1_(B_d_full_can)
send_(B_d, 555,root,p)
Pre0_(B_d_empty_can)

sync_(int,1, 555,p,p1)

endloop_
endthread_
```

```
main_
spawn_thread_(can)
sensor()
loop_
Suc0_(A_c_empty_can)
sensor(A_b, A_c)
Pre1_(A_c_full_can)
Suc0_(B_d_empty_can)
compBA_b, B_d)
Pre1_(B_d_full_can)
endloop_
sensor()
wait_endthread_(can)
endmain_

endprocessor_
--***Emacs: Root.m4
```

```
include(syndex,m4x)dm1
processor_(555,p, ABCD,
    SyndEx v5.1c <e>INRIA 2000, Thu Apr 13 15:29:35 2000
)
```

```
semaphores_(
    D_d_empty_can, D_d_full_can,
    B_d_empty_can, B_d_full_can,
    A_c_empty_can, A_c_full_can,
)
alloc_(int,B_d)
alloc_(int,A_c)
alloc_(int,C_d)
alloc_(int,D_d)
```

```
thread_(CAN,can, root, p, p1)
loadFrom_(root)
Pre0_(D_d_empty_can)

loop_
Suc1_(A_c_empty_can)
recv_(A_c, 555,root,p)
Pre0_(A_c_full_can)
Suc1_(B_d_empty_can)
recv_(B_d, 555,root,p)
Pre0_(B_d_full_can)
Suc1_(C_d_full_can)
send_(C_d, 555,p,p1)
Pre0_(C_d_empty_can)
endloop_
endthread_
```

```
main_
spawn_thread_(can)
Pre1_(A_c_empty_can)
Pre1_(B_d_empty_can)
loop_
Suc0_(A_c_full_can)
compCA_c, C_d)
Pre1_(A_c_empty_can)
Suc0_(B_d_full_can)
Suc0_(D_d_empty_can)
compDB_d, C_d, D_d)
Pre1_(B_d_empty_can)
Pre1_(D_d_full_can)
endloop_
wait_endthread_(can)
endmain_

endprocessor_
--***Emacs: p.m4
```

```
include(syndex,m4x)dm1
processor_(555,p1, ABCD,
    SyndEx v5.1c <e>INRIA 2000, Thu Apr 13
)
```

```
semaphores_(
    D_d_empty_can, D_d_full_can,
)
alloc_(int,D_d)
```


```
thread_(CAN,can, root, p, p1)
loadFrom_(root)
```

```
loop_
● sync_(int,1, 555,root,p)
● sync_(int,1, 555,root,p)
● sync_(D_d_empty_can)
recv_(D_d, 555,p,p1)
Pre0_(D_d_full_can)
endloop_
endthread_
```

```
main_
spawn_thread_(can)
[] actuator()
Pre1_(D_d_empty_can)
loop_
Suc0_(D_d_full_can)
actuator(D_d)
Pre1_(D_d_empty_can)
endloop_
actuator()
wait_endthread_(can)
endmain_

endprocessor_
--***Emacs: p1.m4
```

Executive Generation: Shared Mem. Comm.



Executive Generation: Shared Mem. Comm.

```

include(syndex.m4x)dnl
processor_(2160,root,Comm-RAM,...;)
shared_(ram)
    semaphores_
        B_d_empty_ram_ram, B_d_full_ram_ram,
        A_c_empty_ram_ram, A_c_full_ram_ram)
    alloc_(int,A_c_ram)
    alloc_(int,B_d_ram)
endshared_
semaphores_
    B_d_empty_can, B_d_full_ram,
    A_c_empty_can, A_c_full_ram)
alloc_(int,A_b)
alloc_(int,A_c)
alloc_(int,B_d)

```

```

main_
spawn_thread_(ram)
sensor()
loop_
    Suc0_(A_c_empty_ram)
    sensor(A_b, A_c)
    Pre1_(A_c_full_ram)

    Suc0_(B_d_empty_ram)
    compute(A_b, B_d)
    Pre1_(B_d_full_ram)

endloop_
sensor()
wait_endthread_(ram)
endmain_

```

```

thread_(RAM,ram, root, p)
loadDnto_(, p)
Pre0_(A_c_empty_ram)
Pre0_(B_d_empty_ram)
loop_
    Suc1_(A_c_full_ram)
    Suc1_(A_c_empty_ram_ram)
    move_(A_c, A_c_ram)
    Pre1_(A_c_full_ram_ram)
    Pre0_(A_c_empty_ram)
    Suc1_(B_d_full_ram)
    Suc1_(B_d_empty_ram_ram)
    move_(B_d, 2160,root,p)
    Pre1_(B_d_full_ram_ram)
    Pre0_(B_d_empty_ram)
endloop_
endthread_

```

```

include(syndex.m4x)dnl
processor_(2160,P, Comm-RAM,...;)
shared_(ram)
semaphores_
    B_d_empty_ram_ram, B_d_full_ram_ram,
    A_c_empty_ram_ram, A_c_full_ram_ram,
)
alloc_(int,A_c_ram)
alloc_(int,B_d_ram)
endshared_
semaphores_
    B_d_empty_ram, B_d_full_ram,
    A_c_empty_ram, A_c_full_ram,
)
alloc_(int,B_d)
alloc_(int,A_c)
alloc_(int,C_d)

```

```

main_
spawn_thread_(ram)
Pre1_(A_c_empty_ram)
actuator()
Pre1_(B_d_empty_ram)
loop_
    Suc0_(A_c_full_ram)
    compute(A_c, C_d)
    Pre1_(A_c_empty_ram)

    Suc0_(B_d_full_ram)
    actuator(B_d, C_d)
    Pre1_(B_d_empty_ram)

endloop_
actuator()
wait_endthread_(ram)
endmain_

```

System Level CAD Software: SynDEx

- **AAA Methodology Support**
- **Interface with High-Level Languages**
- **Graphic Interactive Unix X11 or Windows**
- **Algorithm and Architecture Graphs Edition**
- **Off-Line Distribution and Scheduling**
- **Real-Time Predicted Diagrams Visualization**
- **Real-Time Performances Measure**
- **Real-Time Distributed Executives Generation**

CyCab Example



- Length 1,9m
- Width 1,2m
- Weight 350kg
- Speed 30km/h
- Electric Motors 4x900w
- Autonomy 2h
- Reload by Induction


Industrialized by Robosoft

<http://www.robosoft.fr>

Modelling/Simulation

Scilab/Scicos Free at: www.scilab.org

Scilab/Scicos




SynDEx

Control Laws




Delays

Implementation AAA/SynDEx


Free: www.syndex.org




Manual Driving Application for the CyCab



Adaptive Equalizer Application



SynDEx: Version Evolution



Integrated Circuit Implementation

- **Algorithm Graph transformed in Implementation Graph**
 - Factorized Vertex = VHDL component repeatedly executed on different data
 - Factorized Hyperedge = VHDL Signal
 - Component/signals controlled by counters/mux/registers
 - Automatic Synthesis of Data and Control Paths
- **Optimization**
 - Surface/(latency=cadence) compromise
 - Defactorization: data parallelism, pipe-line, retiming
 - Until Real-Time constraints are satisfied

Conclusion

- **Development Cycle is Dramatically Reduced**
 - Safe Design
 - Rapid Prototyping and Optimised Implementation
 - Dead-Lock free Executives, Debug only Executive Kernel
- **Future works**
 - Control-Flow/Data-Flow integration
 - Multi-Real-Time Constraints: EAST, P2I
 - Off-Line with or without preemption
 - In-Line for aperiodic events
 - GALS: Glob. Async. Loc. Sync. systems
 - Co-Design: Processor/IC Unification
 - Fault Tolerance with BIP team