



**Experiences with the Omega tool set
in the context of
the MARS case study**

Yuri Yushtein

Jozef Hooman

**Radboud University Nijmegen
Embedded Systems Institute,
Eindhoven**

**Report about experiences with main part of
Omega tool set on industrial case study,
Medium Altitude Reconnaissance System (MARS)
of Dutch National Aerospace Laboratory (NLR)**

Note:

- **Not addressing all features of the tools,**
- **Not showing full power of tools**
- **Not always based on latest, current version of tool,
but often experience with preliminary version
during development within Omega**


See other talks and demos for more details of tools

- **Introduction MARS case study**
- **Relevant part Omega tool set, used on MARS:**
 - LSCs (Weizmann)
 - Untimed Verification using UVE (OFFIS)
 - Timed Verification using IF (Verimag)
 - Interactive Verification using PVS (RUN, Weizmann, CAU)
- **Redesign to facilitate compositional techniques and to investigate combined use of tools**
- **Summary**


Yuri

Jozef

Case study scope




- Data sources provide data with the 25 ms cycle and a jitter of ± 5 ms
- The data sources are independent and are not synchronised



- The data messages may occasionally be lost due to the transmission errors
- The Data-bus Controller may exhibit built-in-test errors

- **Timely detection of Data-bus Controller error, based on built-in-test facility of controller, and proper recovery**
- **Timely detection of Data-bus error, based on data message arrival monitoring, and proper recovery**


Relevant Part Omega Tool Set




Tool support

- **Modelling with LSCs, PlayEngine tool**
- **Play-In facility – automated LSC capturing**
- **Play-Out facility – model simulation**
- **Model verification based on SMV model checker**
- **Property specification with existential or universal LSCs**


- UML Sequence Diagram example (camera control)





- External data sources



- Data processing and transfer



- LSC representation of the properties




Conclusions

- **Possibility to verify high-level (timed) requirements**
- **More effective for transaction-based systems**
- **Play-Out and verification for autonomous systems**
- **Play-Out – early system simulation**
- **Play-In effective for “human-in-the-loop” systems**
- **GUI Play-In is artificial for autonomous systems**
- **Play-In can be used to capture anti-scenarios**
- **No model export/connection to other tools**
- **GUI development for Play-In relies on VB**

Tool Support

- **UML modelling with Rhapsody tool**
- **Verification with UML Verification Environment (UVE)**
- **UVE performs untimed model checking**
- **A system run is seen in terms of run-to-completion steps**
- **Property specification with propositional logic and temporal logic patterns**
- **Counterexamples are given as discrete-time timing diagrams and LSC traces**

Class behaviour modelling



Statechart of the MessageReceiver

Verification example

property
specification

```

***
*** The Property 'inv_P_implies_finally_Q_B_immediate' with
***
*** P = root->p_Da ta busMa na ger->itsDa ta busContro lle r->IS_IN(Error)
*** Q = root->p_Da ta busMa na ger->itsMe ssa ge Re ce ive r->IS_IN(Contro lle rError)
***

```

specification of
assumptions

```

***
*** under the assumptions 'first_P_implies_globally_Q_immediate' with
***
*** P = root->p_Da ta busMa na ger->itsDa ta busContro lle r->IS_IN(Error)
*** Q = root->p_Da ta busMa na ger->itsDa ta busContro lle r->IS_IN(Error)
***
*** and a ssumption 'inv_finally_P_B_immediate' with
***
*** P = ES e vPo llContro lle r(ENV, root->p_Da ta busMa na ger->itsContro lle rMonitor)
***

```

non-deterministic
external event
trace

```

***
*** with 'ndet'-mode external event list
***
*** root->p_Da ta busMa na ger->itsDa ta busContro lle r, e vContro lle rBIT_OK
*** root->p_Da ta busMa na ger->itsDa ta busContro lle r, e vContro lle rBIT_ERROR
*** root->p_Da ta busMa na ger->itsContro lle rMonitor, e vPo llContro lle r
*** root->p_Da ta busMa na ger->itsNa vig a tionDa ta Sourc e, e vSe nd Msg (0)
*** root->p_Da ta busMa na ger->itsNa vig a tionDa ta Sourc e, e vSe nd Msg (1)
*** root->p_Da ta busMa na ger->itsAlti tude Da ta Sourc e, e vSe nd Msg (0)
*** root->p_Da ta busMa na ger->itsAlti tude Da ta Sourc e, e vSe nd Msg (1)

```

verification
result

```

***
***
***

```

<p>property specification</p>	<pre>*** *** The Property 'inv_P_implies_finally_Q_B__immediate' with *** *** P = root->p_Da ta busMa na ge r->itsDa ta busC ontro lle r->IS_IN(Erro r) *** Q = root->p_Da ta busMa na ge r->itsMe ssa ge Re ce ive r->IS_IN(C ontro lle rErro r) ***</pre>
<p>specification of assumptions</p>	<pre>*** under the assumptions 'first_P_implies_globally_Q__immediate' with *** *** P = root->p_Da ta busMa na ge r->itsDa ta busC ontro lle r->IS_IN(Erro r) *** Q = root->p_Da ta busMa na ge r->itsDa ta busC ontro lle r->IS_IN(Erro r) *** *** and a ssumption 'inv_finally_P_B__immediate' with *** *** P = ES_e vPollC ontro lle r(ENV, root->p_Da ta busMa na ge r->itsC ontro lle rMo nito r) *** ma x_X_Val = 5 ***</pre>
<p>non-deterministic external event trace</p>	<pre>*** with 'ndet'-mode external event list *** *** root->p_Da ta busMa na ge r->itsDa ta busC ontro lle r, e vC ontro lle rBIT_OK *** root->p_Da ta busMa na ge r->itsDa ta busC ontro lle r, e vC ontro lle rBIT_ERROR *** root->p_Da ta busMa na ge r->itsC ontro lle rMo nito r, e vPo llC ontro lle r *** root->p_Da ta busMa na ge r->itsNa vig a tionDa ta Sour ce , e vSe nd Msg (0) *** root->p_Da ta busMa na ge r->itsNa vig a tionDa ta Sour ce , e vSe nd Msg (1) *** root->p_Da ta busMa na ge r->itsAlti tu de Da ta Sour ce , e vSe nd Msg (0) *** root->p_Da ta busMa na ge r->itsAlti tu de Da ta Sour ce , e vSe nd Msg (1) ***</pre>
<p>verification result</p>	<pre>*** *** ***</pre>

Results of the experiments

- **Property violation found and corrected**
- **Several new features added to the tool, e.g. transient properties**
- **Several tool issues identified and corrected**


Conclusions

- **Verification of high-level models, or partial models of critical parts only**
- **Verification of small UML models, with non-deterministic environment stimuli**
- **Significant decrease in performance for complex properties**
- **LSC facility for transaction-oriented designs**
- **Discrete timing – run-to-completion step varies depending on circumstances**

Tool support


- **UML modelling with Rhapsody tool**
- **IFx tool reads UML models in XMI format**
- **Model simulation and verification**
- **Timed model checking**
- **Uses OMEGA UML time extensions**
- **Based on IF tool from VERIMAG**
- **Property specification based on observers**
- **Counterexample scenarios can be simulated**

Environment behaviour modelling




Statechart of the AltitudeDataSource,
NavigationDataSource is identical

Observer specification example



Compositional observer class diagram example



Results of the experiments


- **Property violation found and corrected**
- **Modelling issue with start-up synchronisation**
- **Performance bottleneck in tool implementation found and resolved**
- **New features introduced: informal actions, inter-observer communication**
- **Current shortcoming: inability to generate shortest counterexample**

Conclusions

- **Timed UML modelling and property specification**
- **Specification of timing non-determinism**
- **Timed verification of small UML models**
- **Handled model with up to 8 non-deterministic elements**
- **Time-bounded non-determinism is the foremost cause of verification complexity growth**

Tool support

- **PVS: general purpose interactive theorem prover, tool developed by SRI; free available**
- **PVS specification language:**
 - higher-order typed logic
 - hierarchies of parameterized theories, with declarations, definitions, axioms, theorems
 - large amount of predefined theories
- **PVS proof engine can be used to prove theorems: to prove goal, user invokes proof commands proof, includes powerful decision procedures and rewrite strategies**



Desired (generalized) properties:

1) Receiver shall move to bus error location

if and only if

one of data sources misses **N** consecutive signals

2) Receiver shall recover from error

if and only if

both data sources send **K** consecutive signals

Implementation of NLR: **N = 3, K = 2**

Trace: sequence of events and time stamps

Never(d2,i,j)(tr) AND
 $T(\text{tr})(j) - T(\text{tr})(i) \geq K * C + 2 * J$

**Prop1(tr) : bool = FORALL i, j : i < j AND
(LongTimeOut(d1, i, j)(tr) OR LongTimeOut(d2, i, j)(tr)) AND
NOT Error(d1, j)(tr) AND NOT Error(d2, j)(tr)
IMPLIES AfterWithin(err, j, DeltaErr)(tr)**

**EXISTS i: i >= j AND (err@i)(tr) AND
 $T(\text{tr})(i) - T(\text{tr})(j) \leq \text{DeltaErr}$**

Untimed version: absence of data as separate events

- First basic verification in PVS, finding suitable invariants
- Redone in TLPVS, reducing user interaction by strategies [UML'04]

Timed version: verification in PVS of simple case

- Only sender and receiver $N = 1$ and $K = 1$
- One safety property proved (~ 50 PVS lemmas)
- Required relations between parameters identified:

$$S < C/2,$$

$$\max(PN, PA) < C - 2*S,$$

$$N*C + S < Tout < (N + 1)*C - S$$


Results of the experiments

- **Combination of UML features, e.g. synchronous operation calls, asynchronous signals, threads, hierarchical state machines, makes interactive verification very complicated**
- **In PVS modularization of semantic definitions is important to allow use of minimal semantics for features needed**
- **For scalability, compositionality and abstraction are essential, but this often requires redesign**
 → see MARS example

To enable compositional verification on MARS:
specify message receiver for single data
source parameterized by events **d**, **ok**, and **err**



Obtain original message receiver by composition



Note: allows generalization to more data sources

Declarative specifications of

- Message receiver for two data sources **TDS**
- Message receiver for one source **MR**
- Error Logic **EL**

To validate MR, specify various senders **S** and show in PVS: **$S \parallel MR \rightarrow \text{desired properties}$**

Correctness decomposition in PVS:

$MR1 \parallel MR2 \parallel EL \rightarrow TDS$

Next parts can be implemented and checked in isolation

Message Receiver can be implemented
by single state machine or
by parallel composition of processes

For instance, $R \parallel M$ where

- **R** implemented by timed state machine (with time-out)
suitable for timed model checking
- **M** implemented by untimed state machine
(counts the number of messages needed to recover)
suitable for untimed model checking

Error Logic is untimed; suitable for untimed model checking

Problem (found by Verimag):

err signal not good for recovery, because any data miss requires restart of counting

Note: condition for re-entering correct state is stronger than condition for staying

Solution 1: signals parameterized by bit string representing presence of last N data messages

Solution 2: additional *miss* signal to indicate miss of single data message

Omega techniques on MARS

MARS	Spec	Application to original model	Compositional approach
UVE OFFIS	Patterns LSC Propositional formulas	Untimed verification of model with 2 senders	Modular verification of parts, using assume/promise approach, untimed
IF Verimag	Observers Abstract spec for simulations	Timed verification of model with 2 synchronized senders	Compositional approach using abstractions timed
PVS RUN Weizmann	Declarative, higher-order logic	Untimed verification, use of TLPVS Timed: small instance	Compositional verification, timed
LSC Weizmann	LSCs	Requirements modeling, untimed model checking, timing partly	Synthesis of parts from LSCs & Generic specs

- **One of the main issues is scalability**
- **Also combinations of tools important; but**
 - remodeling to meet different levels of abstraction
 - reformulation of specifications for different tools**additional burden for industrial development process**
- **Growing need for accessible industrial-grade UML-based formal verification tools:**
use of formal methods is expected to become mandatory in avionics development standards; but requires
 - better integration with commercial UML modelling tools
 - human-tool interaction on UML model level